A high-resolution burst-mode laser transmitter with fast and accurate level monitoring for 1.25 Gb/s upstream GPONs by Bauwelinck, Johan et al.
1322 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005
A High-Resolution Burst-Mode Laser Transmitter
With Fast and Accurate Level Monitoring for
1.25 Gb/s Upstream GPONs
Johan Bauwelinck, Student Member, IEEE, Wei Chen, Dieter Verhulst, Student Member, IEEE, Yves Martens,
Peter Ossieur, Student Member, IEEE, Xing-Zhi Qiu, Member, IEEE, and Jan Vandewege, Member, IEEE
Abstract—An innovative burst-mode laser transmitter (BM-TX)
is presented for gigabit-capable passive optical network (GPON)
upstream transmission at 1.25 Gb/s. The laser bias and modulation
current each can reach 80 mA with a resolution of 0.1 mA providing
a total drive current up to 160 mA. Both currents are generated
by 10-bit current steering digital-to-analog converters (DACs), the
architecture of which is specially adapted to yield a monotonic cur-
rent setting at settling times below 12.8 ns. Tests show that fast au-
tomatic power control (APC) can stabilize and track the launched
optical power with a tolerance of less than 1 dB over a wide tem-
perature range for outdoor operation. The APC only requires a
straightforward calibration of the “0” and the “1” level at room
temperature. Optical level monitoring on strings of four consecu-
tive “0” bytes and two consecutive “1” bytes at 1.25 Gb/s is demon-
strated. APC based on such short strings of data has not been
shown before.
The circuits have been designed in a 0.35 m SiGe BiCMOS
process. Experimental results show that this dc-coupled BM-TX
meets the specifications of the recently approved ITU-T Recom-
mendation G.984.2 supporting an intelligent power leveling mech-
anism (PLM).
Index Terms—Burst-mode laser drivers, current comparators,
current mirrors, digital–analog conversion.
I. INTRODUCTION
ABURST-MODE laser transmitter (BM-TX) is one of thekey building blocks of a gigabit-capable passive optical
network (GPON), in which the capacity of the fiber plant is
shared among a group of subscribers. Only one subscriber at
a time is allowed to send data upstream, so that all subscriber
lasers have to operate in burst or intermittent mode. A 3.3-V
mixed-mode burst mode laser driver (BMLD) chip is presented
(Fig. 1). The BMLD directly modulates the laser diode (LD) in
burst mode and regulates the launched power via an au-
tomatic power control (APC) loop. The chip is programmable
via an SPI interface and generates all time-critical signals inter-
nally, which makes it easy to use. The driver is enabled by the
transmit high (TH) signal, or the burst envelope signal that en-
ables the bias level. The current mode logic (CML) data, clock,
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Fig. 1. Building blocks of the BMLD.
and TH signal are connected to the data path. The data path re-
times the data (and TH) before applying it to the laser driver
stage (LDS) and provides the necessary signals to the pattern de-
tection block. The LDS switches the bias and modula-
tion current required by the LD. These currents are gen-
erated by 10-bit current digital-to-analog converters (DACs).
During data strings of successive 1’s or 0’s, the level moni-
toring (LM) circuit compares the monitor current (gener-
ated by a back facet monitor photo diode PD in the laser module)
with two reference currents ( and ), corre-
sponding to the desired “1” and “0” launched optical power re-
spectively. As the presence of these strings in the data stream
is self-detected by the pattern detection block, no time-critical
signals such as a preamble envelope or an arming signal is re-
quired for the APC. Subsequently, the digital APC block makes
use of these measurements to adjust the and set-
ting, respectively. During initialization of the optical power (in
a “ranging window”), a binary-like search algorithm (with max-
imum power level protection) regulates and . After
initialization, subsequent bursts start from the APC adjusted
values for and of a previous burst and only small
adjustments (e.g., 0.1 mA) are made to and in be-
tween the bursts. The APC supports the power leveling mech-
anism (PLM) described in the ITU-T (International Telecom-
0018-9200/$20.00 © 2005 IEEE
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Fig. 2. (a) Conventional burst-mode laser driver stage and (b) principle of
operation.
munication Union–Telecommunication Standardization Sector)
Recommendation G.984.2 [1]. The PLM option was adopted
to relax the dynamic range requirement of the upstream burst-
mode optical receiver at the access node of the network. The
required PLM state (encoded in a downstream message) is ex-
tracted by a digital network termination chip, which changes the
PLM state in the BM-TX via the SPI interface. The BM-TX then
automatically increases/decreases the laser power by 3 or 6 dB.
The LevelOK signal indicates the completion of the initializa-
tion of the optical “0” and “1” power. Failures of the APC loop
are indicated by the Failout signal. The transmit enable (TE)
signal is used to disable some parts of the circuitry when no
burst is sent upstream for power consumption reduction. In this
paper we focus on the design and the experimental results of
the LDS and the LM as these are the most critical blocks in a
BMLD.
The remainder of this work is organized as follows. Section II
presents the LDS including the 10-bit current DACs that gen-
erate and . Section III presents the current-mode
LM circuitry and Section IV describes the experimental results
of the test chip. Finally, conclusions are drawn in Section V.
II. LASER DRIVER STAGE
A. Introduction
For a GPON upstream transmitter a dc-coupled BMLD is re-
quired [2]. During transmission, the LD must be biased above its
threshold to reduce the turn-on delay and to limit the duty cycle
distortion. Fig. 2(a) shows two conventional dc-coupled differ-
ential pairs [3] that are combined to a BMLD sinking the laser
current . Besides switching at the data rate, a
BMLD has to turn on and off quickly (controlled by TH)
as shown in Fig. 2(b). The major disadvantage of a dc-coupled
interface is that the voltage drop of the LD (up to 1.6 V) reduces
the collector-emitter voltage of the output transistor. The
Fig. 3. Transition frequency as a function of collector current for a typical
SiGe BiCMOS npn transistor.
Fig. 4. Laser driver stage architecture. The data path generates the inputs
V ; V based on the incoming data or the TH signal. V ; V switch
between the levels V   V and V   V   V in which V
is the supply voltage (3:3 V  5%); V the base-emitter voltage drop of
an emitter follower and V is the differential voltage swing. The output
I connects to the LD whereas I connects to a resistor.
RF performance of the switching transistors depends heavily on
and on the collector current as shown in Fig. 3.
An alternative dc-coupled configuration is described in [4].
In this alternative configuration the laser cathode is grounded.
A fast (npn) differential pair is used to generate a fast switching
current which is subtracted from a dc current source to make
the “0” and “1” level laser currents. However, for GPON burst
mode operation, an “off” state and a fast enabling/disabling of
the “0” power is required [1]. This enabling or disabling is not
straightforward for the configuration of [4] as the “0” optical
power is determined by the difference of two current sources.
B. Circuit Description
From Fig. 3 it is clear that, a single dc-coupled differential
pair cannot be fast enough over a wide current range. For this
reason we split the differential pair in branches having different
tail currents as shown in Fig. 4. Two separate circuits similar to
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Fig. 5. Common mode feedback loop.
the one in Fig. 4 are used to switch and to guar-
antee a fast enabling/disabling of the laser current. In this ar-
chitecture, low or currents are concentrated in one
differential pair, whereas the largest currents use eight differen-
tial pairs. Every 10 mA an extra differential pair is used so the
current range of every differential pair is limited assuring fast
operation. Buffer 1 is comprised of two emitter followers (one
for every input) buffering the inputs and performing a level shift
(see further). The outputs of Buffer 2 (shown in Fig. 5) switch
between and . Each of the outputs of
Buffer 2 connects to a cascade of 2 emitter followers driving
the differential pairs of the LDS as shown in Fig. 5.
Besides optimizing the current range of the differential pairs
it is also needed to maximize their . This is done by min-
imizing the emitter voltage as the collector voltage
depends on external factors (e.g., the LD). The level shift
in Buffer 3 is insufficient and temperature dependent so the
common mode feedback (CMFB) loop shown in Fig. 5 was
added. The CM level of Buffer 2 (and consequently ) is low-
ered by drawing the current from the collector resis-
tances . For a loop gain , the emitter voltage
equals which was chosen
400 mV, which ensures that the bipolar transistors making the
current sources ( to ) in Fig. 4 are still in the forward active
region.
Drawing the current from the resistors of
Buffer 2 however lowers the of the differential pair in
Buffer 2 and slows it down. For this reason Buffer 1 was added.
In the design of Buffer 2 a trade off was made between power
consumption and speed (1.25 Gb/s). The lower the resistance
of the faster the buffer, but the higher the and
currents required. We selected and
A.
The CMFB loop, shown in Fig. 5, operates as an integrating
feedback loop. The error voltage is converted to
a current by a simple transconductor. This current is integrated
on the combined gate-source capacitance of eight large
Fig. 6. Disabling feature.
nMOS transistors ( to ), which generate the cur-
rents. A small cascode npn transistor is added to isolate the large
nMOS transistors ( to ) in order to minimize the output
capacitance of the current sources, because this capaci-
tance is shunting the high-frequency data path. The peak
currents generated by to are up to 1.061 mA providing
a voltage shift of 0.919 V.
Using the TE signal can save a significant amount of power.
The CMFB is disabled by discharging when .
When the data path is disabled then equals by which
the and currents are not forced to the negative cur-
rent output of the LDS, which would result in light to be emitted.
For this reason we added the disabling circuitry, shown in Fig. 6,
to the LDS. This disabling feature is also active at start-up to
avoid accidental light emission until all blocks are initialized.
The total enabling time is less than 110 ns which is short enough
for an FSAN GPON compliant BMLD.
Both and are set by a 10-bit digital code. The
LDS comprises eight separate current sources ( to in Fig. 4)
in a custom designed DAC architecture. The current DACs are
not located under the differential pairs of the LDS, because the
output capacitance of the DAC would deteriorate the current
switching behavior of the LDS. A cascode transistor could solve
this problem but the extra voltage drop cannot be tolerated (
can be as low as 300 mV). So the DAC currents are transferred
to the differential pairs via current mirrors (Fig. 7) built with
fast npn transistors, to not deteriorate the settling time of
and . A ratio of 12 was selected as a compromise between
DAC settling time and power consumption. An nMOS follower
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Fig. 7. Current mirror for the tail currents of the differential pairs.
Fig. 8. 10-bit current DAC architecture.
delivers the considerable base current, assuring a fast response
at the cost of an extra current source (100 A) in the follower. A
gate-source capacitor is added for high-frequency stability [5].
and are composed of eight currents, each sup-
plied by a different current mirror with a certain degree of mis-
match. Fortunately only a monotonic behavior has to be guar-
anteed because the DACs are in the APC loop that controls the
and settings. By consequence we designed for a
differential nonlinearity (DNL) LSB (least significant bit).
The settling time, measured after the current mirrors, is less than
two bytes at 1.25 Gb/s (12.8 ns). This allows for a fast initializa-
tion of the optical power by a binary-like search algorithm and
an update of the currents during the short “guard time” (4 bytes
at 1.25 Gb/s) separating consecutive bursts.
The DAC must source current into the npn current mirrors.
The segmented current steering architecture of Fig. 8 shows 16
current sources ( to ) and a 6-bit current dividing DAC,
compatible with the LDS architecture (Fig. 4). The 6-bit cur-
rent dividing DAC is always connected to current source .
Switching the 6-bit DAC from current source to current source
as in [6] would be better for the DNL but this makes the settling
time long as the number of switches increases and the decoder
becomes more complex. The 4 most significant bits (MSB) con-
trol the connections to the current mirrors whereas the 6 LSBs
control the 6-bit current dividing DAC. The switching scheme
is such that the DAC is monotonic if the matching of to
and the linearity of the 6-bit current dividing DAC are appro-
priate, independent of the mismatch of the different npn current
mirrors, and these requirements are easily met.
The 6-bit DAC is a simple pMOS current divider. Every frac-
tion has its own nine-way switch (to one of the eight current
mirrors or to ) because this yields faster settling. Current
sources to are 437.5 A and generated by a (low-voltage)
pMOS cascode mirror. Currents to are switched to either
or to a particular current mirror by the switch shown in
Fig. 9. The driver reduces the cross-point voltage of the control
Fig. 9. Two-way switch with driver and buffer.
TABLE I
SPECIFICATIONS AND PARAMETERS RELATED TO THE LM BLOCK
signals (Sel and the inverted Sel) so that the voltage swing at
the drain of the current source is reduced during switching [7].
We further improved the speed by using a unity-gain buffer to
make the voltage at equal to the voltage at [8].
This makes a considerable difference because is fed into
a current mirror of which the input voltage varies with the cur-
rent. The buffer guarantees that the voltage at equals
the voltage at so that parasitic capacitances charge or dis-
charge less when switching.
Some simple combinatorial logic makes the 10-bit input code
0 when to reduce power consumption in the LDS
when no or current is required.
III. LEVEL MONITORING
A. Introduction
In contrast to continuous wave laser drivers, a BMLD cannot
regulate its emitted power by means of a slow averaging
measurement (no stable average power available). Moreover
an equal repartition of “0” and “1” bits is not guaranteed for
upstream transmissions in a GPON. By consequence the APC
is based on discrete measurements of the optical “0” and “1”
power performed by the LM block. The photocurrent is not
measured directly but compared with and .
The main speed-limiting factor of the LM circuitry is the
parasitic capacitance of the monitor PD . The specifica-
tions of the LM block are summarized in Table I. Due to the
relatively high value a string of successive “0” or “1” bits
is required to detect small changes in the optical “0” and “1”
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Fig. 10. Improved level monitoring architecture.
Fig. 11. Simplified description of level monitoring.
power. These strings can be programmed in a GPON PLOAMu
(physical layer operation administration and maintenance up-
stream) field, where up to 10 bytes of “data” can be used for
tracking the launched optical power [9]. Consequently, the LM
is the most critical block of the APC because it handles a very
wide range of photocurrents on a relatively short timescale and
despite a high .
B. Circuit Description
The concept of the current-mode LM is shown in Fig. 10.
Simplified waveforms of the operation are shown in Fig. 11.
An active-input current mirror reduces the impact of by
clamping the input node to a given voltage , so that
this capacitance does not introduce unacceptable delays. The
mirror produces two copies of the photo current, one to be used
for the “0” level measurement and another, divided by four, for
the “1” level measurement. An offset current was
Fig. 12. Active-input current mirror.
added to the photocurrent to increase the speed of the active-
input current mirror (see further). In this mirror the input cur-
rent provides the base currents. However, these base currents
are temperature dependent, thus impacting the accuracy. For this
reason a second, identical current mirror was added to compen-
sate the temperature variation of the most important base cur-
rents (e.g., resulting from ). Otherwise this variation
would deteriorate the accuracy of the smallest photocurrents.
The outputs of both current mirrors are subtracted, which gives
the and the currents in Figs. 10 and 11. A cur-
rent comparator compares to and a second
comparator compares to . For the PLM we
multiply by 2 (thus increasing the “1” level by 3 dB)
for PLM state 1 and by 4 (thus increasing the “1” level by 6 dB)
for PLM state 2, while is not changed. At the end of
a pattern of sufficiently long consecutive 0’s or 1’s a valid mea-
surement is present at the output of one of the current compara-
tors , ). A single calibration of each
reference current at room temperature takes all absolute errors
into account (offsets, base currents etc.). Consequently, the ac-
curacy of the APC is determined by the variation of the absolute
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Fig. 13. Current steering current comparator.
errors over temperature and supply. Extensive Monte Carlo sim-
ulations evaluated the APC performance.
The proposed active-input current mirror is shown in Fig. 12.
It produces two currents, to be used for the “0” level
measurement, for the “1” level measurement. The use
of a conventional OTA, as in [10] and [11], was avoided because
this would result in high power consumption (even for low input
currents) because the bias current in the OTA should be high
enough for driving more than 10 mA. A single transistor (bi-
ased by mA), preceded by an emitter follower
(biased by A) was used, as shown in Fig. 12,
clamping the input node to . This is possible because it
does not matter to which voltage the input is clamped (as long
as there remains enough inverse voltage across the monitor PD).
The proposed active-input current mirror is very simple but very
fast and power efficient as the maximum drive current does not
depend on any bias current in the circuit. The time constant is
inversely proportional to current at low input currents, and tends
to settle for large currents [11]. By consequence large input cur-
rents pose no problems. For the worst-case and input cur-
rent, the time constant can be approximated by
(1)
where is the transconductance of the diode connected input
transistor, is the transconductance of the transistor biased by
and is the output resistance of the latter transistor.
From (1) it is clear that the speed of the active-input current
mirror can be improved by increasing or . Instead of de-
creasing the time constant by only increasing we
also added an offset current ( A) to the input
current. This costs little extra power but is very effective in in-
creasing the (worst-case) speed of the mirror. Unfortunately the
current should be chosen rather small compromising
speed versus accuracy. The simulated worst-case bandwidth of
the active-input current mirror is 103.2 MHz for a of 15 pF
at 1 A input current. For an identical-sized simple bipolar cur-
rent mirror this bandwidth is only 0.3 MHz.
The current comparator features a maximum input signal
of 5.5 mA and a zero offset. As shown in Fig. 13, it has the
same operating principle as [12]. The current comparator
employs nonlinear feedback. For small changes of the input
current around the quiescent point , the diodes are
off, so that the equivalent resistance at the input node is large
and, consequently, the circuit preserves the high-resolution
feature of a capacitive input. For larger positive (negative)
currents, decreases (increases) and the transconductor
turns on one of
the diodes, closing a feedback loop. So the current comparator
combines the advantages of capacitive and resistive input
architectures: high resolution and reduced delay for low current
levels, and reduced input voltage excursion for large current
levels. Due to the integrating feature in the transition region
virtually zero current offset is obtained (the only offset term
is due to leakage currents) without relying on precise device
matching. Depending on the sign, the input current will flow
through one of the diodes so that the voltage at the input of
the cmos inverters is or . This
voltage swing is high enough to be converted to a CMOS signal
by a simple CMOS inverter with a switching point equal to
. As the switching point changes with the supply voltage,
a resistive divider is used to make the voltage so that the
delay changes very little with the supply voltage. The
is chosen 2 V to leave sufficient headroom for the
current source. The current necessary to charge the parasitics
of the diodes is supplied by the transconductor so that the
charging current is much larger than the input current. An npn
differential pair is chosen for speed, and preceded by small
(low capacitance) nMOS followers so that no base current is
subtracted from , as this would result in an offset current
for the current comparison. The current is generated
by a pnp mirror, because the pnp transistors add less parasitic
capacitance to the input of the inverters.
A disadvantage of this current comparator is that must
be large enough, as the maximum/minimum input current is
. The input current of the “0” level current com-
parator can reach 5.5 mA (the maximum during the “1”
bits), which results in a rather high power consumption for this
comparator. However the PLM setting is known so that
is scaled accordingly and the current comparator can be dis-
abled when no data is transmitted. Notwithstanding its power
consumption we used a current steering current comparator be-
cause of its much better transient response over current switched
current comparators [13]. This transient response is very impor-
tant as the sign of a small current has to be detected following a
large input current (e.g., the “0” pattern is always preceded by
at least one “1”).
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Fig. 14. Die micrograph.
TABLE II
MEASURED POWER CONSUMPTION OF THE COMPLETE BM-TX FOR
THE DIFFERENT MODES OF OPERATION
IV. RESULTS
The presented BMLD chip was fabricated in a five-metal
0.35 m SiGe BiCMOS process with vertical isolated pnp tran-
sistors. The npn transistors feature an at 1.5 V of 45 GHz,
an at 1.5 V of 60 GHz and a of 3.6 V. Fig. 14
shows the die micrograph. The die, sized 4 by 4 mm, is housed
in a 68-pin VFQFPN package. The die is placed asymmetrically
in the die cavity to reduce the parasitic inductance of the
bond wires. Extra test pins were bonded out for the extensive
evaluation of this chip. Table II gives an overview of the mea-
sured power consumption of the complete 3.3-V BM-TX (in-
cluding the BMLD, the LD, etc.).
A. Laser Driver
Several 1.25 Gb/s optical eye diagrams corresponding to
different temperatures for a pseudorandom bitstream
(PRBS) are shown in Fig. 15. The diagrams were measured after
a fourth-order Thomson filter (cutoff frequency 933 MHz) for
a bias level of 13.5 dBm and an average level of 5.5 dBm,
and fall nicely into the mask specified in the ITU-T G.984.2
recommendation [1]. The burst turn-on and turn-off (measured
with another lightwave converter) are shown in Fig. 15(d) and
(e) respectively. The bias level is reached within 16 pre-bias
bits. The disabling of the bias takes about 6 bits. This is faster
than the maximum allowed transmitter enabling and disabling
time specified in G.984.2 as 16 bits each at 1.25 Gb/s. Fig. 16
shows the measured performance of the CMFB loop. The
CMFB loop compensates the temperature and the supply varia-
tions very well. varies only about 50 mV, without CMFB
would vary about 1 V. still depends on the supply voltage
% because a voltage divider (dividing
) was used to make the voltage, an approach that is
accurate enough for this purpose. Fig. 17 shows the DNL of
one of the tested current DACs to be smaller than 0.3 LSB. Two
Fig. 15. Waveforms at 1.25 Gb/s: (a) eye diagram at room temperature; (b) eye
diagram at 40 C; (c) eye diagram at 85 C; (d) burst turn-on; (e) burst turn-off.
Fig. 16. CMFB: V as a function of the ambient temperature.
other 10-bit DACs showed a DNL smaller than 0.5 LSB. All
tested DACs are monotonic as required.
B. Level Monitoring
Extensive Monte Carlo simulations evaluated the APC per-
formance. The worst-case situation for the speed and accuracy
of the LM circuitry occurs for a of 15 pF, and for the
minimum target currents (1.25 A for the “0” level, and
15.8 A for the “1” level). For each Monte Carlo run,
and is calibrated so that the APC loop regulates to
the target photocurrents at room temperature and typical supply
voltage, followed by an emulation of the normal APC operation
for different temperatures ( C) and supply values
% . Table III summarizes the results of these Monte
Carlo simulations. The simulation bench contains the most
critical blocks with respect to the speed and accuracy of the APC
loop, i.e., the schematics of all the blocks shown in Fig. 10 except
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Fig. 17. DNL 10-bit current DAC.
TABLE III
MAXIMUM VARIATION OF THE AVERAGE OPTICAL POWER (P ) AND
MINIMUM EXTINCTION RATIO (ER) OVER 250 MONTE CARLO SIMULATIONS
OF THE MOST CRITICAL BLOCKS IN THE LM FOR DIFFERENT CONTROL
PATTERNS USED TO PERFORM THE LEVEL MEASUREMENTS
for the and current DAC. The other blocks
in the APC loop (such as the digital block, the laser driver, the
laser module) were ideally modeled in VerilogA. These simu-
lations show that the newly designed level monitoring circuitry
is very fast and accurate, even in the worst-case conditions.
The launched optical power tolerance of a Mitsubishi
FU-445SDF LD, driven by the BMLD chip, was tested over the
full temperature range. For these tests the pattern detection was
programmed to sample the current comparators at the end of a
string of two successive bytes of 1’s and 4 successive bytes of
0’s. The bias level was calibrated to 13.5 dBm and the high
level to 2.5 dBm. For this LD these levels correspond to a
target current of 10.8 A for the “0” level and 136.4 A
for the “1” level. The variation of the average emitted power
over ambient temperature ( 40 C to 85 C) and supply
range % was 0.75 dB, whereas the variation of
the extinction ratio was only 0.35 dB. The tracking error of
the laser module is the main contribution to the total optical
power variation, and 1 dB tracking error was measured. Some
mechanisms causing optical power variation have an opposite
temperature dependence so that the actual variation is smaller
than this tracking error.
This chip supports the PLM option. is fixed for the
higher average powers so that the extinction ratio becomes much
higher than the minimum specified in [1]. The average power
variation is 0.82 dB in PLM state 1 and 0.6 dB in PLM state
2. At 85 C, the chip cannot provide sufficient current to drive
the laser in the highest PLM state, so the temperature range was
limited to 40 C to 60 C for this last measurement. This is
because the laser module has a built-in series resistor of 19 .
Normally is fed directly to the diode or via a dedicated
bias input. For this module however the bias input has a built-in
inductor, which we must avoid. Otherwise the turn-on/off of the
burst would be much too slow. So in this case the has to
be provided via the “RF” input (through the 19 series
resistor) thus causing an extra voltage drop up to 1.6 V at the
maximum bias current, which cannot be tolerated by a 3.3-V
dc-coupled laser driver.
A recent reference publication on fast and accurate LM
circuitry requires 40 bits of 0’s (32 ns) and 40 bits of 1’s at
1.25 Gb/s [10]. This is significantly slower than the newly
proposed circuitry, which requires only 32 bits of 0’s (25.6 ns)
and 16 bits (12.8 ns) of 1’s at 1.25 Gb/s. A 0.35- m CMOS
transmitter at 155 Mb/s requires up to 31 bits of 0’s (200 ns)
and up to 12 bits (77 ns) of 1’s [14]. A transimpedance ampli-
fier (TIA) based approach in 0.8- m BiCMOS for 155 Mb/s
operation requires patterns that are 875 ns long [15]. A 0.5- m
CMOS chip (also for 155 Mb/s) regulates only the average
optical power because no bias current is used [16]. At 1.25 Gb/s
however a bias current is necessary and by consequence also a
control of the “0” level.
A commercial BMLD for GPON is available on the open
market [17]. This commercial component has a laser driver stage
working up to 2.5 Gb/s, with a better eye diagram, less jitter,
less power consumption etc. However, the APC of this commer-
cial component only regulates the average power by controlling
( is constant). Over a wide temperature range (e.g.,
40 C to 85 C), this results in very large changes of the extinc-
tion ratio. We evaluated this APC approach using the PI curves
we measured for different temperatures of the LD used in our
experiments. At high temperatures, is driven well above
the threshold to compensate the decreasing slope efficiency of
the laser characteristic, resulting in a too low extinction ratio.
Based on these calculations we found that the extinction ratio
becomes smaller than 10 dB at high temperatures. However, in
a GPON the extinction ratio should be larger than 10 dB, so
the combination of this commercial component with our LD
does not comply with the ITU-T G.984.2 Recommendation for
GPON over a wide temperature range [1]. Besides being com-
pliant with the standard, our proposed APC has several other
advantages such as support of the PLM mechanism, support of
a very wide range of photocurrents (Table I), and aging is com-
pensated as both and are regulated.
V. CONCLUSION
A 1.25-Gb/s GPON compliant burst-mode laser transmitter
has been presented and experimentally validated. The proposed
laser driver operates over a wide range of operating conditions
and its bias and modulation current are generated by custom
designed 10-bit current DACs. The proposed level monitoring
circuits are about two times faster than previous publications.
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